北京邮电大学主页平台管理系统 Shaoshi Yang--Home-- High-speed ultra-energy-efficient memristor-based massive MIMO SIC detector circuit with hybrid analog-digital computing architecture

Home > Scientific Research > Paper Publications

High-speed ultra-energy-efficient memristor-based massive MIMO SIC detector circuit with hybrid analog-digital computing architecture

Release time:2025-02-13 Hits:

Journal:IEEE Transactions on Vehicular Technology (accepted)
Indexed by:期刊
First Author:毕嘉辉
All the Authors:Sheng Chen,张平
Correspondence Author:杨少石
Discipline:交叉学科
First-Level Discipline:一级学科
Document Type:J
Translation or Not:no
Date of Publication:2025-02-13
Included Journals:SCI

Next One:Nonconvex distributed optimization based power allocation for maximizing DL-UL total sum rate in dynamic TDD systems

Home

Scientific Research

Teaching Research

Awards and Honours

Enrollment Information

Student Information

My Album

Blog

Recommended Ph.D.Supervisor

Recommended MA Supervisor

Personal Information:

Other Contact Information:

High-speed ultra-energy-efficient memristor-based massive MIMO SIC detector circuit with hybrid analog-digital computing architecture